Design Challenges for Deep Submicron High Frequency Integrated Circuits
نویسندگان
چکیده
Cursa continuă pentru reducerea dimensiunilor fizice în circuitele integrate este limitată în prezent de considerente fizice, tehnologice şi economice. Subiectul acestei lucrări este trecerea în revistă în primele două secţiuni a unora dintre problemele apărute datorită reducerii dimensiunilor tranzistoarelor şi a prelucrării tehnologice, precum şi a principalelor probleme întâlnite în proiectarea şi implementarea circuitelor integrate de înaltă frecvenţă. De asemenea, în ultima secţiune a lucrării vor fi prezentate câteva soluţii de implementare a circuitelor electrice în vederea minimizării efectelor parazite ale layout-ului, soluţii confirmate de-a lungul anilor în diferite circuite integrate proiectate personal şi aflate în prezent în producţie.
منابع مشابه
Analog Design in Deep Submicron Cmos Processes for Lhc
Present state-of-the-art CMOS technologies integrate MOS transistors with a minimum gate length of 0.18 Pm0.25 Pm and operate with a maximum power supply of 2.5 V. The thin gate oxide used in these technologies has a high tolerance to total dose effects. Therefore, circuits designed in these technologies using dedicated layout techniques (enclosed layout transistors and guard-rings) show a tota...
متن کاملA global wiring paradigm for deep submicron design
Global interconnect is commonly regarded as a key potential bottleneck to the advancing performance of high-speed integrated circuits. Our previous work has suggested that local interconnect effects can be managed through a deep submicron design hierarchy that uses 50 000 to 100 000 gate modules as primitive building blocks. The primary goal of this paper is to examine global interconnect effec...
متن کاملAn integrated logical and physical design flow for deep submicron circuits
This paper presents a set of techniques and a new design flow to be used in the synthesis of high-performance deep-submicron logic circuits. The design flow consists of circuit partitioning into tree-like clusters, floorplanning, global routing, and timing analysis/budgeting steps, followed by simultaneous technology mapping and linear placement of each cluster. The strength of this approach li...
متن کاملTest and Debug in Deep-Submicron Technologies
With the scaling of feature sizes into Deep-Submicron (DSM) values, the level of integration and performance achievable in VLSI chips increases. A lot of work has been directed to tackle design related issues arising out of scaling, like leakage mitigation etc. However efforts to enhance testability of such designs have not been sufficient. It is not viable to overlook testability issues arisin...
متن کاملHigh-Speed Driven Technological Improvements Impact on Interconnect Thermal Reliability in VLSI Circuits
The complexity of huge-scale integrated circuits allowed by technology scaling down breeds design problems for the diÆculty in managing deep-submicron drawbacks. Thermal e ects have increasing impact on power supply bus reliability, and e ective line sizing based on trustable lifetime evaluation is of basic importance. This work presents an analysis of the impact on electromigration of technolo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2010